

MOS INTEGRATED CIRCUIT μ PD431000A

1M-BIT CMOS STATIC RAM 128K-WORD BY 8-BIT

Description

The μ PD431000A is a high speed, low power, and 1,048,576 bits (131,072 words \times 8 bits) CMOS static RAM. The μ PD431000A has two chip enable pins ($\overline{\text{CE1}}$, CE2) to extend the capacity. And battery backup is available. In addition to this, A and B versions are wide voltage versions.

The μ PD431000A is packed in 32-pin plastic DIP, 32-pin plastic SOP, and 32-pin plastic TSOP(I).

Features

- 131,072 words by 8 bits organization
- Fast access time: 70, 85, 100, 120, 150, 250 ns (MAX.)
- Wide voltage range (A version: Vcc = 3.0 V to 5.5 V, B version: Vcc = 2.7 V to 5.5 V)
- 2 V (MIN.) data retention
- · Output Enable input for easy application
- Two Chip Enable inputs: CE1, CE2

Part number	Access time ns (MAX.)	Operating supply voltage V	Operating temperature °C	Standby supply current	Data retention supply currentNote 1 µA (MAX.)
μPD431000A-L	70, 85	4.5 to 5.5	0 to 70	100	15
μPD431000A-LL				20	3
μPD431000A-A	70 ^{Note 2} , 100, 120	3.0 to 5.5		13Note 3	
μPD431000A-B	70 ^{Note 2} , 100, 120, 150	2.7 to 5.5		11 Note 4	

Notes 1. $T_A \le 40 \, ^{\circ}C$

2. Vcc = 4.5 to 5.5 V

3. 20 μ A (Vcc > 3.6 V)

4. 20 μ A (Vcc > 3.3 V)

The information in this document is subject to change without notice.



★ Ordering Information


Part number	Package	Access time ns (MAX.)	Operating supply voltage V	Operating temperature °C	Remark
μPD431000ACZ-70L	32-pin Plastic	70	4.5 to 5.5	0 to 70	L Version
μPD431000ACZ-85L	DIP (600 mil)	85			
μPD431000ACZ-70LL		70			LL Version
μPD431000ACZ-85LL		85			
μPD431000AGW-70L	32-pin Plastic	70			L Version
μPD431000AGW-85L	SOP (525 mil)	85			
μPD431000AGW-70LL		70			LL Version
μPD431000AGW-85LL		85			
μPD431000AGW-A10		100	3.0 to 5.5		A Version
μPD431000AGW-A12		120			
μPD431000AGW-B10		100	2.7 to 5.5		B Version
μPD431000AGW-B12		120			
μPD431000AGW-B15		150			
μPD431000AGZ-70LL-KJH	32-pin Plastic	70	4.5 to 5.5		LL Version
μPD431000AGZ-A10-KJH	TSOP (I)	100	3.0 to 5.5		A Version
μPD431000AGZ-A12-KJH	(8 × 20 mm) (Normal bent)	120			
μPD431000AGZ-B10-KJH	(Normal Bont)	100	100 2.7 to 5.5		B Version
μPD431000AGZ-B12-KJH		120			
μPD431000AGZ-B15-KJH		150			
μPD431000AGZ-70LL-KKH	32-pin Plastic	70	4.5 to 5.5		LL Version
μPD431000AGZ-A10-KKH	TSOP (I)	100	3.0 to 5.5		A Version
μPD431000AGZ-A12-KKH	(8 × 20 mm) (Reverse bent)	120	_		
μPD431000AGZ-B10-KKH	(Neverse bent)	100	2.7 to 5.5		B Version
μPD431000AGZ-B12-KKH		120			
μPD431000AGZ-B15-KKH		150			
μPD431000AGU-70LL-9JH	32-pin Plastic	70	4.5 to 5.5		LL Version
μPD431000AGU-A10-9JH	TSOP (I)	100	3.0 to 5.5		A Version
μPD431000AGU-A12-9JH	(8 × 13.4 mm) (Normal bent)	120			
μPD431000AGU-B10-9JH	, (rtormar bont)	100	2.7 to 5.5		B Version
μPD431000AGU-B12-9JH		120	†		
μPD431000AGU-B15-9JH		150	1		
μPD431000AGU-70LL-9KH	32-pin Plastic	70	4.5 to 5.5		LL Version
μPD431000AGU-A10-9KH	TSOP (I)	100	3.0 to 5.5		A Version
μPD431000AGU-A12-9KH	(8 × 13.4 mm) (Reverse bent)	120			
μPD431000AGU-B10-9KH	(izeverse penii)	100	2.7 to 5.5		B Version
μPD431000AGU-B12-9KH		120			
<u>μ</u> PD431000AGU-B15-9KH		150			




Pin Configuration (Marking side)

32-pin Plastic DIP (600 mil) μ PD431000ACZ]


32-pin Plastic SOP (525 mil) [μ PD431000AGW]



32-pin Plastic TSOP (I) (8 × 20mm) (Normal bent) [μΡD431000AGZ-KJH]



32-pin Plastic TSOP (I) (8 \times 20mm) (Reverse bent) [μ PD431000AGZ-KKH]



A0 to A16 : Address inputs

I/O1 to I/O8 : Data inputs/outputs

CE1, CE2 : Chip Enable 1, 2

WE : Write Enable


OE : Output Enable

Vcc : Power supply

GND : Ground

NC : No connection

32-pin Plastic TSOP (I) (8 \times 13.4mm) (Normal bent) [μ PD431000AGU-9JH]




32-pin Plastic TSOP (I) (8 \times 13.4mm) (Reverse bent) [μ PD431000AGU-9KH]





Block Diagram





Truth Table

CE1	CE2	ŌĒ	WE	Mode	I/O	Supply current	
Н	×	×	×	Neterland		IsB	
×	L	×	×	Not selected	High impedance		
L	Н	Н	Н	Output disable	Impedance		
L	Н	L	Н	Read	D оит	Icca	
L	Н	×	L	Write	Din		

Remark ×: Don't care



Electrical Specifications

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply voltage	Vcc	-0.5 ^{Note} to +7.0	V
Input/Output voltage	VT	-0.5 ^{Note} to Vcc + 0.5	V
Operating ambient temperature	TA	0 to 70	°C
Storage temperature	T _{stg}	−55 to +125	°C

Note -3.0 V (MIN.) (Pulse width 30 ns)

Caution Exposing the device to stress above those listed in absolute maximum ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this characteristics. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions (1/2)

Parameter	Symbol	l '	1000A-L 000A-LL	μPD431	Unit	
	-	MIN.	MAX.	MIN.	MAX	
Supply voltage	Vcc	4.5	5.5	3.0	5.5	V
High level input voltage	VIH	2.2	Vcc + 0.5	2.2	Vcc + 0.5	V
Low level input voltage	VIL	-0.3 ^{Note}	+0.8	-0.3 ^{Note}	+0.5	V
Operating ambient temperature	ТА	0	70	0	70	°C

Note -3.0 V (MIN.) (Pulse width 30 ns)

★ Recommended Operating Conditions (2/2)

		μPD431	1000A-B	
Parameter	Symbol	MIN.	MAX.	Unit
Supply voltage	Vcc	2.7	5.5	V
High level input voltage	VIH	2.2	Vcc + 0.5	V
Low level input voltage	VIL	-0.3 ^{Note}	+0.5	V
Operating ambient temperature	TA	0	70	°C

Note −3.0 V (MIN.) (Pulse width 30 ns)



DC Characteristics (Recommended operating conditions unless otherwise noted) (1/2)

Danamatan	Coursels al	Took Condition	_	μPD4	13100	0A-L	μPD4	31000	OA-LL	μPD	0A-A	Unit	
Parameter	Symbol	Test Condition	IS	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	Unit
Input leakage current	lu	V _{IN} = 0 V to Vcc		-1.0		+1.0	-1.0		+1.0	-1.0		+1.0	μΑ
I/O leakage current	ILO	$\frac{V_{\text{I/O}}}{\overline{\text{CE1}}} = \text{V I/O} \text{ VCC},$ $\frac{\overline{\text{CE1}}}{\overline{\text{WE}}} = \text{VIII OT } \overline{\text{OE}} = \text{VIII OT } \overline{\text{OE}}$				+1.0	-1.0		+1.0	-1.0		+1.0	μΑ
Operating supply current	ICCA1	CE1 = VIL, CE2 = VIH Minimum cycle time II/O = 0 mA			40	70		40	70		40	70	mA
			Vcc ≤ 3.6 V			_			_			35	
	ICCA2	$\overline{\text{CE1}} = \text{Vil., CE2} = \text{ViH,}$ $\overline{\text{Ii/O}} = 0 \text{ mA}$				15			15			15	
			Vcc ≤ 3.6 V			_			_			8	
	Іссаз	$\overline{\text{CE1}} \le 0.2 \text{ V}, \text{ CE2 } \ge \text{Vcc} - 0.2 \text{ V},$ $\text{Cycle} = 1 \text{ MHz}, \text{ I}_{VO} = 0 \text{ mA},$ $\text{V}_{IL} \le 0.2 \text{ V}, \text{ V}_{IH} \ge \text{Vcc} - 0.2 \text{ V}$				10			10			10	
			Vcc ≤ 3.6 V			_			_			8	
Standby supply	Isa	CE1 = VIH or CE2 = VIL				3			3			3	mA
current			Vcc ≤ 3.6 V			_			_			2	
	I _{SB1}	CE1 ≥ Vcc - 0.2 V, CE2 ≥ Vcc - 0.2 V			2	100		1	20		1	20	μΑ
			Vcc ≤ 3.6 V			_			_		0.5	13	
	I _{SB2}	CE2 ≤ 0.2 V			2	100		1	20		1	20	
			Vcc ≤ 3.6 V		_	_		_	_		0.5	13	
High level	V _{OH1}	I он = −1.0 mA, V сс ≥ 4.5 $^{\circ}$	/	2.4			2.4			2.4			V
output voltage Iон = -0.5 mA			_			_			2.4				
	V _{OH2}	Iон = -0.02 mA		_			_			Vcc -0.1			
Low level	V _{OL1}	IoL = 2.1 mA, Vcc ≥ 4.5 V				0.4			0.4			0.4	V
output voltage		IoL = 1.0 mA				_			_			0.4	
	V _{OL2}	IoL = 0.02 mA				—			—			0.1	

Remark These DC characteristics are in common regardless of package types and access time.



★ DC Characteristics (Recommended operating conditions unless otherwise noted) (2/2)

Donomoton	Courselle and	Took Con dikio		μΡΕ	431000	A-B	المنا ا
Parameter	Symbol	Test Conditio	ns	MIN.	TYP.	MAX.	Unit
Input leakage current	Lu	V _{IN} = 0 V to V _{CC}		-1.0		+1.0	μΑ
I/O leakage current	ILO			-1.0		+1.0	μΑ
Operating supply current	ICCA1	CE1 = VIL, CE2 = VIH Minimum cycle time II/O = 0 mA			40	70	mA
			Vcc ≤ 3.3 V		_	30	
	ICCA2	CE1 = VIL, CE2 = VIH,				15	
		11/0 = 0 11/11	Vcc ≤ 3.3 V			7	
	Іссаз	$\overline{\text{CE1}} \le 0.2 \text{ V}, \text{ CE2 } \ge \text{Vcc} \cdot \overline{\text{Cycle}} = 1 \text{ MHz}, \text{ I/O} = 0 \text{ m/V} $ $\overline{\text{Vil}} \le 0.2 \text{ V}, \text{ Vih} \ge \text{Vcc} - 0.2 \text{ V}$	Α,			10	
			Vcc ≤ 3.3 V			7	
Standby supply	IsB	CE1 = VIH or CE2 = VIL			3	mA	
current					2		
	I _{SB1}	CE1 ≥ Vcc - 0.2 V, CE2 ≥ Vcc - 0.2 V			1	20	μΑ
			Vcc ≤ 3.3 V		0.5	11	
	I _{SB2}	CE2 ≤ 0.2 V			1	20	
			Vcc ≤ 3.3 V		0.5	11	
High level	V _{OH1}	Iон = -1.0 mA, Vcc ≥ 4.5 \	/	2.4			V
output voltage		lон = −0.5 mA		2.4			
	V _{OH2}	Iон = −0.02 mA		Vcc - 0.1			
Low level	V _{OL1}	IoL = 2.1 mA, Vcc ≥ 4.5 V				0.4	V
output voltage		IoL = 1.0 mA			0.4		
	V _{OL2}	IoL = 0.02 mA				0.1	

Remark These DC characteristics are in common regardless of package types and access time.

Capacitance (TA = 25 $^{\circ}$ C, f = 1 MHz)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	Cin	V _{IN} = 0 V			6	pF
Input/Output capacitance	Cı/o	V _{I/O} = 0 V			10	pF

Remarks 1. Vin: Input voltage

2. These parameters are periodically sampled and not 100 % tested.




AC Characteristics (Recommended operating conditions unless otherwise noted)

AC Test Conditions


Input waveform (Rise/fall time \leq 5 ns)

Input pulse levels

0.8 V to 2.2 V : μ PD431000A-L, 431000A-LL 0.5 V to 2.2 V : μ PD431000A-A, 431000A-B




Output waveform



★ Output load

AC characteristics should be measured with the following output load conditions.

Part number		Output load conditions
r art number	taa, tco1, tco2, toE, toH	tlz1, tlz2, tolz, tHz1, tHz2, toHz, tWHZ, toW
μPD431000A-A10, 431000A-A12 μPD431000A-B10, 431000A-B12	1TTL + 50 pF	1TTL + 5 pF
μPD431000A-B15	1TTL + 100 pF	1TTL + 5 pF
μPD431000A-L, 431000A-LL	See Figure 1	See Figure 2



Remark C_L includes capacitances of the probe and jig, and stray capacitances.



Read Cycle (1/2)

			Vcc	≥ 4.5 V			Vcc ≥	3.0 V			
Parameter	Symbol	μPD431000A-70 μPD431000A-A μPD431000A-B		μPD431000A-85		μPD431000A-A10		μPD431000A-A12		Unit	Condition
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	trc	70		85		100		120		ns	
Address access time	taa		70		85		100		120	ns	Note
CE1 access time	tco1		70		85		100		120	ns	
CE2 access time	tco2		70		85		100		120	ns	
OE to output valid	toe		35		45		50		60	ns	
Output hold from address change	tон	10		10		10		10		ns	
CE1 to output in low impedance	t _{LZ1}	10		10		10		10		ns	
CE2 to output in low impedance	tLZ2	10		10		10		10		ns	
OE to output in low impedance	tolz	5		5		5		5		ns	
CE1 to output in high impedance	t _{HZ1}		25		30		35		40	ns	
CE2 to output in high impedance	t _{HZ2}		25		30		35		40	ns	
OE to output in high impedance	tонz		25		30		35		40	ns	

Note See the output load.

Remark These AC characteristics are in common regardless of package types and L, LL versions.

★ Read Cycle (2/2)


				Vcc ≥	2.7 V					
Parameter	Symbol	μPD4310	000A-B10	μPD4310	000A-B12	μPD4310	000A-B15	Unit	Condition	
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.			
Read cycle time	trc	100		120		150		ns		
Address access time	taa		100		120		150	ns	Note	
CE1 access time	tco1		100		120		150	ns		
CE2 access time	tco2		100		120		150	ns		
OE to output valid	toe		50		60		70	ns		
Output hold from address change	tон	10		10		10		ns		
CE1 to output in low impedance	t _{LZ1}	10		10		10		ns		
CE2 to output in low impedance	tLZ2	10		10		10		ns		
OE to output in low impedance	tolz	5		5		5		ns		
CE1 to output in high impedance	t _{HZ1}		35		40		50	ns		
CE2 to output in high impedance	tHZ2		35		40		50	ns		
OE to output in high impedance	tонz		35		40		50	ns		

Note See the output load.

Remark These AC characteristics are in common regardless of package types and L, LL versions.



Read Cycle Timing Chart



Remark In read cycle, WE should be fixed to high level.



Write Cycle (1/2)

			Vcc ≥	4.5 V	.5 V Vcc ≥ 3.0 V						
Parameter	Symbol	μPD431	000A-70 1000A-A 1000A-B	μPD431	000A-85	μPD4310	000A-A10	μPD4310	000A-A12	Unit	Condition
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	70		85		100		120		ns	
CE1 to end of write	tcw1	55		70		80		100		ns	
CE2 to end of write	tcw2	55		70		80		100		ns	
Address valid to end of write	taw	55		70		80		100		ns	
Address setup time	tas	0		0		0		0		ns	
Write pulse width	twp	50		60		60		85		ns	
Write recovery time	twr	5		5		0		0		ns	
Data valid to end of write	tow	35		35		60		60		ns	
Data hold time	tон	0		0		0		0		ns	
WE to output in high impedance	twnz		25		30		35		40	ns	Note
Output active from end of write	tow	5		5		5		5		ns	

Note See the output load.

Remark These AC characteristics are in common regardless of package types and L, LL versions.

★ Write Cycle (2/2)


				Vcc ≥	2.7 V				
Parameter	Symbol	μPD4310	000A-B10	μPD4310	000A-B12	μPD4310	000A-B15	Unit	Condition
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	100		120		150		ns	
CE1 to end of write	tcw1	80		100		120		ns	
CE2 to end of write	tcw2	80		100		120		ns	
Address valid to end of write	taw	80		100		120		ns	
Address setup time	tas	0		0		0		ns	
Write pulse width	twp	60		85		100		ns	
Write recovery time	twr	0		0		0		ns	
Data valid to end of write	tow	60		60		80		ns	
Data hold time	tон	0		0		0		ns	
WE to output in high impedance	twнz		35		40		50	ns	Note
Output active from end of write	tow	5		5		5		ns	

Note See the output load.

Remark These AC characteristics are in common regardless of package types and L, LL versions.



Write Cycle Timing Chart 1 (WE Controlled)



Cautions 1. During address transition, at least one of pins $\overline{\text{CE1}}$, CE2, $\overline{\text{WE}}$ should be inactivated.


2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.

Remarks 1. Write operation is done during the overlap time of a low level $\overline{CE1}$, \overline{WE} , and a high level CE2.

- 2. If $\overline{\text{CE1}}$ changes to low level at the same time or after the change of $\overline{\text{WE}}$ to low level, or if CE2 changes to high level at the same time or after the change of $\overline{\text{WE}}$ to low level, the I/O pins will remain high impedance state.
- 3. When WE is at low level, the I/O pins are always high impedance. When WE is at high level, read operation is executed. Therefore OE should be at high level to make the I/O pins high impedance.



Write Cycle Timing Chart 2 (CE1 Controlled)




- Cautions 1. During address transition, at least one of pins $\overline{\text{CE1}}$, CE2, $\overline{\text{WE}}$ should be inactivated.
 - 2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.

Remark Write operation is done during the overlap time of a low level $\overline{CE1}$, \overline{WE} , and a high level CE2.



Write Cycle Timing Chart 3 (CE2 Controlled)



Cautions 1. During address transition, at least one of pins $\overline{\text{CE1}}$, CE2, $\overline{\text{WE}}$ should be inactivated.

2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.

 $\textbf{Remark} \quad \text{Write operation is done during the overlap time of a low level } \overline{\text{CE1}}, \ \overline{\text{WE}}, \ \text{and a high level CE2}.$



★ Low Vcc Data Retention Characteristics

L Version (μ PD431000A-L: T_A = 0 to 70 °C)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	Vccdr1	$\overline{\text{CE1}} \ge \text{Vcc} - 0.2 \text{ V}, \text{ CE2} \ge \text{Vcc} - 0.2 \text{ V}$	2.0		5.5	V
	Vccdr2	CE2 ≤ 0.2 V	2.0		5.5	
Data retention supply current	ICCDR1	Vcc = 3.0 V, CE1 ≥ Vcc − 0.2 V,		1	50 ^{Note}	μΑ
		CE2 \geq Vcc $-$ 0.2 V or CE2 \leq 0.2 V				
	Iccdr2	Vcc = 3.0 V, CE2 ≤ 0.2 V		1	50Note	
Chip deselection to data	tcdr		0			ns
retention mode						
Operation recovery time	tr		5			ms

Note 15 μ A (T_A \leq 40 °C)

LL Version, A Version, and B Version (μ PD431000A-LL, 431000A-A, 431000A-B: TA = 0 to 70 °C)


Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	Vccdr1	<u>CE1</u> ≥ Vcc – 0.2 V, CE2 ≥ Vcc – 0.2 V	2.0		5.5	V
	Vccdr2	CE2 ≤ 0.2 V	2.0		5.5	
Data retention supply current	ICCDR1	Vcc = 3.0 V, CE1 ≥ Vcc − 0.2 V,		0.5	10 ^{Note}	μΑ
		CE2 ≥ Vcc - 0.2 V or CE2 ≤ 0.2 V				
	Iccdr2	Vcc = 3.0 V, CE2 ≤ 0.2 V		0.5	10 ^{Note}	
Chip deselection to data	tcdr		0			ns
retention mode						
Operation recovery time	tr		5			ms

Note 3 μ A (T_A \leq 40 °C)



★ Data Retention Timing Chart


(1) CE1 Controlled



Note A version: 3.0 V, B version: 2.7 V

Remark On the data retention mode by controlling $\overline{CE1}$, the input level of CE2 must be CE2 \geq Vcc - 0.2 V or CE2 \leq 0.2 V. The other pins (Address, I/O, \overline{WE} , \overline{OE}) can be in high impedance state.

(2) CE2 Controlled




Note A version: 3.0 V, B version: 2.7 V


Remark The other pins (CE1, Address, I/O, WE, OE) can be in high impedance state.



Package Drawings

32PIN PLASTIC DIP (600 mil)





NOTES


- 1) Each lead centerline is located within 0.25 mm (0.01 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
Α	40.64 MAX.	1.600 MAX.
В	1.27 MAX.	0.050 MAX.
С	2.54 (T.P.)	0.100 (T.P.)
D	0.50±0.10	$0.020^{+0.004}_{-0.005}$
F	1.1 MIN.	0.043 MIN.
G	3.2±0.3	0.126±0.012
Н	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
K	15.24 (T.P.)	0.600 (T.P.)
L	13.2	0.520
М	$0.25^{+0.10}_{-0.05}$	$0.010^{+0.004}_{-0.003}$
N	0.25	0.01
Р	0.9 MIN.	0.035 MIN.
R	0~15°	0~15°

P32C-100-600A-1



32 PIN PLASTIC SOP (525 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
Α	20.61 MAX.	0.812 MAX.
В	0.78 MAX.	0.031 MAX.
С	1.27 (T.P.)	0.050 (T.P.)
D	$0.40^{+0.10}_{-0.05}$	$0.016^{+0.004}_{-0.003}$
Е	0.15±0.05	0.006
F	2.95 MAX.	0.117 MAX.
G	2.7	0.106
I	14.1±0.3	0.555±0.012
	11.3	0.445
J	1.4±0.2	0.055±0.008
K	$0.20^{+0.10}_{-0.05}$	$0.008^{+0.004}_{-0.002}$
L	0.8±0.2	0.031+0.009
М	0.12	0.005
N	0.10	0.004




★ Notice of change in 32-pin plastic TSOP (I) (8 × 20 mm) standoff height

We are changing the 32-pin plastic TSOP (I) $(8 \times 20 \text{ mm})$ standoff height $0.05 \pm 0.05 \text{ mm}$ (low standoff height) to $0.1 \pm 0.05 \text{ mm}$ (high standoff height). Each lot version is identified by the fifth character of the lot number.

Difference between high standoff height and low standoff height

Detail of lead end




Identification of each lot version

Each lot version is identified by the fifth character of the lot number.

Fifth character of the lot number	Lot version	Standoff height
R	R version	0.1 ±0.05 mm (High standoff height)
Н	H version	0.05 ±0.05 mm (Low standoff height)


Marking Example






★ High standoff height


32 PIN PLASTIC TSOP (I) (8×20)



NOTES

- 1. Controlling dimension Millimeter.
- Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.
- 3. "A" excludes mold flash. (Includes mold flash : 8.3 mm MAX. < 0.327 inch MAX.>)






ITEM	MILLIMETERS	INCHES
Α	8.0±0.1	0.315±0.004
В	0.45 MAX.	0.018 MAX.
С	0.5 (T.P.)	0.020 (T.P.)
D	0.22±0.05	$0.009_{-0.003}^{+0.002}$
Е	0.1±0.05	0.004±0.002
F	1.2 MAX.	0.048 MAX.
G	0.97±0.08	$0.038^{+0.004}_{-0.003}$
I	18.4±0.1	0.724+0.005
J	0.8±0.2	0.031+0.009
K	0.145±0.05	0.006+0.002
L	0.5	0.020
М	0.10	0.004
N	0.10	0.004
Р	20.0±0.2	0.787+0.009
Q	3°+5° -3°	3°+5° -3°
R	0.25	0.010
s	0.60±0.15	$0.024^{+0.006}_{-0.007}$


S32GZ-50-KJH1





★ High standoff height

32 PIN PLASTIC TSOP (I) (8×20)









NOTES


- 1. Controlling dimension Millimeter.
- Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.
- 3. "A" excludes mold flash. (Includes mold flash: 8.3 mm MAX. <0.327 inch MAX.>).


ITEM	MILLIMETERS	INCHES
Α	8.0±0.1	0.315±0.004
В	0.45 MAX.	0.018 MAX.
С	0.5 (T.P.)	0.020 (T.P.)
D	0.22±0.05	$0.009^{+0.002}_{-0.003}$
E	0.1±0.05	0.004±0.002
F	1.2 MAX.	0.048 MAX.
G	0.97±0.08	0.038+0.004
ı	18.4±0.1	$0.724^{+0.005}_{-0.004}$
J	0.8±0.2	0.031+0.009
K	0.145±0.05	$0.006^{+0.002}_{-0.003}$
L	0.5	0.020
М	0.10	0.004
N	0.10	0.004
Р	20.0±0.2	0.787+0.009
Q	3°+5° -3°	3°+5°
R	0.25	0.010
S	0.60±0.15	0.024+0.006


S32GZ-50-KKH1


Low standoff height

32 PIN PLASTIC TSOP (I) (8×20)









NOTES

- (1) Each lead centerline is located within 0.08 mm (0.003 inch) of its true position (T.P.) at maximum material condition.
- (2) "A" excludes mold flash. (Includes mold flash : 8.3 mm MAX. $<\!0.327$ inch MAX.>)


ITEM	MILLIMETERS	INCHES
Α	8.0±0.1	0.315±0.004
В	0.45 MAX.	0.018 MAX.
С	0.5 (T.P.)	0.020 (T.P.)
D	0.20±0.10	0.008±0.004
G	1.02 MAX.	0.041 MAX.
Н	19.0±0.2	0.748±0.008
I	18.4±0.2	$0.724^{+0.009}_{-0.008}$
J	0.8±0.2	0.031+0.009
K	0.125 ^{+0.10} -0.05	0.005+0.004
L	0.5±0.1	0.020+0.004
М	0.08	0.003
N	0.10	0.004
Р	20.0±0.2	$0.787^{+0.009}_{-0.008}$
Q	0.05±0.05	0.002±0.002
R	5°±5°	5°±5°
S	1.1 MAX.	0.044 MAX.


S32GZ-50-KJH-3





Low standoff height


32 PIN PLASTIC TSOP(I) (8×20)












NOTES


- (1) Each lead centerline is located within 0.08 mm (0.003 inch) of its true position (T.P.) at maximum material condition.
- (2) "A" excludes mold flash. (Includes mold flash : 8.3 mm MAX. < 0.327 inch MAX.>)

ITEM	MILLIMETERS	INCHES
Α	8.0±0.1	0.315±0.004
В	0.45 MAX.	0.018 MAX.
С	0.5 (T.P.)	0.020 (T.P.)
D	0.20±0.10	0.008±0.004
G	1.02 MAX.	0.041 MAX.
Н	19.0±0.2	0.748±0.008
I	18.4±0.2	$0.724^{+0.009}_{-0.008}$
J	0.8±0.2	0.031+0.009
K	$0.125^{+0.10}_{-0.05}$	$0.005^{+0.004}_{-0.002}$
L	0.5±0.1	$0.020^{+0.004}_{-0.005}$
М	0.08	0.003
N	0.10	0.004
Р	20.0±0.2	$0.787^{+0.009}_{-0.008}$
Q	0.05±0.05	0.002±0.002
R	5°±5°	5°±5°
S	1.1 MAX.	0.044 MAX.


S32GZ-50-KKH-3


32PIN PLASTIC TSOP (I) (8x13.4)





detail of lead end





NOTE


- (1) Each lead centerline is located within 0.08 mm (0.003 inch) of its true position (T.P.) at maximum material condition.
- (2) "A" excludes mold flash. (Includes mold flash : 8.3 mm MAX. <0.331 inch MAX.>)


ITEM	MILLIMETERS	INCHES
Α	8.0±0.1	0.315±0.004
В	0.45 MAX.	0.018 MAX.
C	0.5 (T.P.)	0.02 (T.P.)
D	0.22±0.05	$0.009^{\color{red}+0.002}_{-0.003}$
G	1.0±0.05	$0.039^{+0.003}_{-0.009}$
Н	12.4±0.2	0.488±0.008
I	11.8±0.1	$0.465^{+0.004}_{-0.005}$
J	0.8±0.2	$0.031^{+0.009}_{-0.008}$
K	0.145 ^{+0.025} -0.015	0.006±0.001
L	0.5	0.020
М	0.08	0.003
N	0.08	0.003
Р	13.4±0.2	$0.528^{+0.008}_{-0.009}$
Q	0.1±0.05	0.004±0.002
R	3°+5° -3°	3°+5° -3°
S	1.2 MAX.	0.048 MAX.
Т	0.25	0.01
U	0.16±0.15	$0.006^{+0.007}_{-0.006}$


P32GU-50-9JH




32PIN PLASTIC TSOP (I) (8x13.4)









NOTE

- (1) Each lead centerline is located within 0.08 mm (0.003 inch) of its true position (T.P.) at maximum material condition.
- (2) "A" excludes mold flash. (Includes mold flash : 8.3 mm MAX. <0.331 inch MAX.>)

ITEM	MILLIMETERS	INCHES
Α	8.0±0.1	0.315±0.004
В	0.45 MAX.	0.018 MAX.
С	0.5 (T.P.)	0.02 (T.P.)
D	0.22±0.05	$0.009^{\color{red}+0.002}_{-0.003}$
G	1.0±0.05	$0.039^{+0.003}_{-0.009}$
Н	12.4±0.2	0.488±0.008
1	11.8±0.1	$0.465^{+0.004}_{-0.005}$
J	0.8±0.2	0.031+0.009
K	0.145 ^{+0.025} -0.015	0.006±0.001
L	0.5	0.020
М	0.08	0.003
N	0.08	0.003
Р	13.4±0.2	$0.528^{+0.008}_{-0.009}$
Q	0.1±0.05	0.004±0.002
R	3°+5° -3°	3°+5° -3°
S	1.2 MAX.	0.048 MAX.
Т	0.25	0.01
U	0.16±0.15	0.006+0.007

P32GU-50-9KH



Recommended Soldering Conditions

The following conditions must be met when soldering conditions of the $\mu PD431000A$.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).

Please consult with our sales offices in case other soldering process is used, or in case soldering is done under different conditions.

Types of Surface Mount Device

```
\muPD431000AGW : 32-pin Plastic SOP (525 mil) 
 \muPD431000AGZ-KJH : 32-pin Plastic TSOP(I) (8 × 20 mm) (Normal bent) 
 \muPD431000AGZ-KKH: 32-pin Plastic TSOP(I) (8 × 20 mm) (Reverse bent) 
 \muPD431000AGU-9JH : 32-pin Plastic TSOP(I) (8 × 13.4 mm) (Normal bent) 
 \muPD431000AGU-9KH: 32-pin Plastic TSOP(I) (8 × 13.4 mm) (Reverse bent)
```

Please consult with our sales offices

Type of Through Hole Mount Device

μ PD431000ACZ: 32-pin Plastic DIP (600 mil)

Soldering process	Soldering conditions	
Wave soldering (Only to leads)	Solder temperature: 260 °C or below, Flow time: 10 seconds or below	
Partial heating method	Pin temperature: 300 °C or below, Time: 3 seconds or below (Per one lead)	

Caution Do not jet molten solder on the surface of package.

NEC μ PD431000A

[MEMO]

[MEMO]

NEC μ PD431000A

[MEMO]

NOTES FOR CMOS DEVICES -

(1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

NEC μ PD431000A

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.

M4 96.5