# MOS INTEGRATED CIRCUIT $\mu$ PD431000A 

## 1M-BIT CMOS STATIC RAM 128K-WORD BY 8-BIT

## Description

The $\mu$ PD431000A is a high speed, low power, and $1,048,576$ bits ( 131,072 words $\times 8$ bits) CMOS static RAM.
The $\mu$ PD431000A has two chip enable pins ( $\overline{\mathrm{CE}}, \mathrm{CE} 2$ ) to extend the capacity. And battery backup is available. In addition to this, $A$ and $B$ versions are wide voltage versions.

The $\mu$ PD431000A is packed in 32-pin plastic DIP, 32 -pin plastic SOP, and 32 -pin plastic TSOP(I).

## Features

- 131,072 words by 8 bits organization
- Fast access time: 70, 85, 100, 120, 150, 250 ns (MAX.)
- Wide voltage range (A version: $\mathrm{Vcc}=3.0 \mathrm{~V}$ to 5.5 V , B version: $\mathrm{Vcc}=2.7 \mathrm{~V}$ to 5.5 V )
- 2 V (MIN.) data retention
- Output Enable input for easy application
- Two Chip Enable inputs: $\overline{\mathrm{CE}}, \mathrm{CE} 2$

| Part number | Access time ns (MAX.) | Operating supply voltage V | Operating temperature ${ }^{\circ} \mathrm{C}$ | Standby supply current $\mu \mathrm{A}$ (MAX.) | Data retention supply currentNote 1 $\mu \mathrm{A}$ (MAX.) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mu$ PD431000A-L | 70, 85 | 4.5 to 5.5 | 0 to 70 | 100 | 15 |
| $\mu$ PD431000A-LL |  |  |  | 20 | 3 |
| $\mu \mathrm{PD} 431000 \mathrm{~A}-\mathrm{A}$ | $70^{\text {Note }}$ 2, 100, 120 | 3.0 to 5.5 |  | $13^{\text {Note } 3}$ |  |
| $\mu$ PD431000A-B | $70^{\text {Note }} 2,100,120,150$ | 2.7 to 5.5 |  | $11^{\text {Note }} 4$ |  |

Notes 1. $\mathrm{T}_{\mathrm{A}} \leq 40^{\circ} \mathrm{C}$
2. $\mathrm{Vcc}=4.5$ to 5.5 V
3. $20 \mu \mathrm{~A}(\mathrm{Vcc}>3.6 \mathrm{~V})$
4. $20 \mu \mathrm{~A}(\mathrm{Vcc}>3.3 \mathrm{~V})$

## $\star$ Ordering Information

| Part number | Package | Access time ns (MAX.) | Operating supply voltage V | Operating temperature ${ }^{\circ} \mathrm{C}$ | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mu \mathrm{PD} 431000 \mathrm{ACZ}-70 \mathrm{~L}$ | 32-pin Plastic <br> DIP (600 mil) | 70 | 4.5 to 5.5 | 0 to 70 | L Version |
| $\mu \mathrm{PD} 431000 \mathrm{ACZ}$-85L |  | 85 |  |  |  |
| $\mu$ PD431000ACZ-70LL |  | 70 |  |  | LL Version |
| $\mu$ PD431000ACZ-85LL |  | 85 |  |  |  |
| $\mu$ PD431000AGW-70L | 32-pin Plastic <br> SOP (525 mil) | 70 |  |  | L Version |
| $\mu$ PD431000AGW-85L |  | 85 |  |  |  |
| $\mu \mathrm{PD} 431000 \mathrm{AGW}-70 \mathrm{LL}$ |  | 70 |  |  | LL Version |
| $\mu$ PD431000AGW-85LL |  | 85 |  |  |  |
| $\mu$ PD431000AGW-A10 |  | 100 | 3.0 to 5.5 |  | A Version |
| $\mu$ PD431000AGW-A12 |  | 120 |  |  |  |
| $\mu$ PD431000AGW-B10 |  | 100 | 2.7 to 5.5 |  | B Version |
| $\mu$ PD431000AGW-B12 |  | 120 |  |  |  |
| $\mu$ PD431000AGW-B15 |  | 150 |  |  |  |
| $\mu$ PD431000AGZ-70LL-KJH | 32-pin Plastic <br> TSOP (I) <br> ( $8 \times 20 \mathrm{~mm}$ ) <br> (Normal bent) | 70 | 4.5 to 5.5 |  | LL Version |
| $\mu$ PD431000AGZ-A10-KJH |  | 100 | 3.0 to 5.5 |  | A Version |
| $\mu$ PD431000AGZ-A12-KJH |  | 120 |  |  |  |
| $\mu$ PD431000AGZ-B10-KJH |  | 100 | 2.7 to 5.5 |  | B Version |
| $\mu$ PD431000AGZ-B12-KJH |  | 120 |  |  |  |
| $\mu$ PD431000AGZ-B15-KJH |  | 150 |  |  |  |
| $\mu$ PD 431000 AGZ-70LL-KKH | 32-pin Plastic <br> TSOP (I) <br> ( $8 \times 20 \mathrm{~mm}$ ) <br> (Reverse bent) | 70 | 4.5 to 5.5 |  | LL Version |
| $\mu$ PD431000AGZ-A10-KKH |  | 100 | 3.0 to 5.5 |  | A Version |
| $\mu$ PD431000AGZ-A12-KKH |  | 120 |  |  |  |
| $\mu$ PD 431000 AGZ-B10-KKH |  | 100 | 2.7 to 5.5 |  | B Version |
| $\mu$ PD431000AGZ-B12-KKH |  | 120 |  |  |  |
| $\mu$ PD431000AGZ-B15-KKH |  | 150 |  |  |  |
| $\mu$ PD 431000 AGU-70LL-9JH | 32-pin Plastic <br> TSOP (I) <br> $(8 \times 13.4 \mathrm{~mm})$ <br> (Normal bent) | 70 | 4.5 to 5.5 |  | LL Version |
| $\mu$ PD431000AGU-A10-9JH |  | 100 | 3.0 to 5.5 |  | A Version |
| $\mu$ PD431000AGU-A12-9JH |  | 120 |  |  |  |
| $\mu$ PD431000AGU-B10-9JH |  | 100 | 2.7 to 5.5 |  | B Version |
| $\mu$ PD431000AGU-B12-9JH |  | 120 |  |  |  |
| $\mu$ PD431000AGU-B15-9JH |  | 150 |  |  |  |
| $\mu$ PD431000AGU-70LL-9KH | 32-pin Plastic <br> TSOP (I) <br> ( $8 \times 13.4 \mathrm{~mm}$ ) <br> (Reverse bent) | 70 | 4.5 to 5.5 |  | LL Version |
| $\mu$ PD431000AGU-A10-9KH |  | 100 | 3.0 to 5.5 |  | A Version |
| $\mu$ PD 431000 AGU-A12-9KH |  | 120 |  |  |  |
| $\mu$ PD 431000 AGU-B10-9KH |  | 100 | 2.7 to 5.5 |  | B Version |
| $\mu$ PD431000AGU-B12-9KH |  | 120 |  |  |  |
| $\mu$ PD431000AGU-B15-9KH |  | 150 |  |  |  |

## Pin Configuration (Marking side)

32-pin Plastic DIP ( 600 mil )
[ $\mu$ PD431000ACZ]
32-pin Plastic SOP ( 525 mil) [ $\mu$ PD431000AGW]


32-pin Plastic TSOP (I) ( $8 \times 20 \mathrm{~mm}$ )
(Reverse bent)
[ $\mu$ PD431000AGZ-KKH]

| $\overline{\mathrm{OE}} \mathrm{O} \longrightarrow 32$ | 1 | $\longleftarrow$ O A11 |
| :---: | :---: | :---: |
| $\underline{\text { A10 }} \longrightarrow 31$ | $\bigcirc 2$ | $\longleftarrow$ - A9 |
| CE1 $\longrightarrow 30$ | 3 | $\longleftarrow \bigcirc$ A8 |
| $\mathrm{l} / \mathrm{O8} \mathrm{O} \longleftrightarrow 29$ | 4 | - A13 |
| $\mathrm{l} / \mathrm{O} 7 \mathrm{O} \longleftrightarrow 28$ | 5 | $\longleftarrow \bigcirc \overline{W E}$ |
| l/O6 $\longrightarrow 27$ | 6 | $\longleftarrow$ O CE2 |
| $\mathrm{l} / \mathrm{O} 5 \mathrm{O} \longleftrightarrow 26$ | 7 | $\longleftarrow$ O A15 |
| I/O4 $\mathrm{O} \longleftrightarrow 25$ | 8 | -O Vcc |
| GND O- 24 O | $\bigcirc 9$ | - NC |
| $\mathrm{l} / \mathrm{O} 3 \mathrm{O} \longleftrightarrow 23$ | 10 | - A16 |
| $\mathrm{l} / \mathrm{O} 2 \mathrm{O} \longleftrightarrow 22$ | 11 | $\longleftarrow$ O A14 |
| $\mathrm{l} / \mathrm{O} 1 \mathrm{O} \longleftrightarrow 21$ | 12 | $\longleftarrow$ A A12 |
| A0 $\longrightarrow 20$ | 13 | $\longleftarrow$ A7 |
| $\mathrm{A} 1 \mathrm{O} \longrightarrow 19$ | 14 | $\longleftarrow$ - A6 |
| $\mathrm{A} 2 \mathrm{O} \longrightarrow 18$ | 15 | $\longleftarrow$ A5 |
| $\mathrm{A} 3 \mathrm{O} \longrightarrow 17$ | 16 | $\longleftarrow$ O A4 |

32-pin Plastic TSOP (I) ( $\mathbf{8} \times \mathbf{1 3 . 4 m m}$ ) (Normal bent)
[ $\mu$ PD431000AGU-9JH]

| $\mathrm{A} 11 \mathrm{O} \longrightarrow 1$ | 1 - | 32 | $\longleftarrow \overline{O E}$ |
| :---: | :---: | :---: | :---: |
| A9 O $\longrightarrow 2$ |  | 31 | - A10 |
| $\mathrm{A} 8 \mathrm{O} \longrightarrow 3$ |  | 30 | $\longleftarrow$ CE1 |
| $\mathrm{A13} \mathrm{O} \longrightarrow 4$ |  | 29 | $\longleftrightarrow 01 / 08$ |
| WE $\bigcirc \longrightarrow$ | 5 | 28 | $\longleftrightarrow$ O I/O7 |
| $\mathrm{CE} 2 \mathrm{O} \longrightarrow$ | 6 | 27 | $\longleftrightarrow$ O I/O6 |
| $\mathrm{A15} \mathrm{O}$ |  | 26 | $\longleftrightarrow \mathrm{O}$ I/O5 |
| Vcc O | 8 | 25 | $\longleftrightarrow \mathrm{O}$ I/O4 |
| NC O- | 9 | 24 | O GND |
| $\mathrm{A} 16 \mathrm{O} \longrightarrow$ | 10 | 23 | $\longleftrightarrow \mathrm{O}$ I/O3 |
| $\mathrm{A} 14 \mathrm{O} \longrightarrow$ | 11 | 22 | $\longleftrightarrow \mathrm{O} 1 / \mathrm{O} 2$ |
| $\mathrm{A} 12 \mathrm{O} \longrightarrow$ | 12 | 21 | $\longleftrightarrow$ O I/O1 |
| A7 O $\longrightarrow$ | 13 | 20 | $\longleftarrow \bigcirc A 0$ |
| A6 O $\longrightarrow$ | 14 | 19 | $\longleftarrow \quad \mathrm{A} 1$ |
| A5 $\mathrm{O} \longrightarrow$ | 15 | 18 | $\longleftarrow \mathrm{O} 2$ |
| A4 O $\longrightarrow 1$ | 16 | 17 | $\longleftarrow \bigcirc \mathrm{A} 3$ |

32-pin Plastic TSOP (I) ( $8 \times 13.4 \mathrm{~mm}$ )
(Reverse bent)
[ $\mu$ PD431000AGU-9KH]


| A0 to A16 | : Address inputs |
| :--- | :--- |
| I/O1 to I/O8 | : Data inputs/outputs |
| $\overline{\mathrm{CE} 1, ~ C E 2 ~}$ | : Chip Enable 1, 2 |
| $\overline{\mathrm{WE}}$ | : Write Enable |
| $\overline{\mathrm{OE}}$ | : Output Enable |
| Vcc | : Power supply |
| GND | : Ground |
| NC | : No connection |



Truth Table

| $\overline{\mathrm{CE} 1}$ | CE2 | $\overline{\mathrm{OE}}$ | $\overline{W E}$ | Mode | 1/O | Supply current |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | $\times$ | $\times$ | $\times$ | Not selected | High impedance | ISB |
| $\times$ | L | $\times$ | $\times$ |  |  | Icca |
| L | H | H | H | Output disable |  |  |
| L | H | L | H | Read | Dout |  |
| L | H | $\times$ | L | Write | Din |  |

Remark $\times$ : Don't care

## Electrical Specifications

## Absolute Maximum Ratings

| Parameter | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{c \mathrm{c}}$ | $-0.5^{\text {Note }}$ to +7.0 | V |
| Input/Output voltage | $\mathrm{V}_{\mathrm{T}}$ | $-0.5^{\text {Note }}$ to $\mathrm{Vcc}+0.5$ | V |
| Operating ambient temperature | $\mathrm{T}_{\mathrm{A}}$ | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

Note -3.0 V (MIN.) (Pulse width 30 ns )

Caution Exposing the device to stress above those listed in absolute maximum ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this characteristics. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions (1/2)

| Parameter | Symbol | $\mu$ PD431000A-L <br> $\mu$ PD431000A-LL |  | $\mu \mathrm{PD} 431000 \mathrm{~A}-\mathrm{A}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX |  |
| Supply voltage | Vcc | 4.5 | 5.5 | 3.0 | 5.5 | V |
| High level input voltage | $\mathrm{V}_{\mathrm{IH}}$ | 2.2 | $\mathrm{Vcc}+0.5$ | 2.2 | V cc +0.5 | V |
| Low level input voltage | VIL | $-0.3{ }^{\text {Note }}$ | +0.8 | $-0.3{ }^{\text {Note }}$ | +0.5 | V |
| Operating ambient temperature | TA | 0 | 70 | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

Note -3.0 V (MIN.) (Pulse width 30 ns )

## $\star$ Recommended Operating Conditions (2/2)

| Parameter |  | Symbol | $\mu \mathrm{PD} 431000 \mathrm{~A}-\mathrm{B}$ |  |
| :--- | :---: | :---: | :---: | :---: |
|  |  |  |  |
|  |  |  | MIN. | MAX. |  |
| Supply voltage | $\mathrm{V}_{\mathrm{cc}}$ | 2.7 | 5.5 | V |
| High level input voltage | $\mathrm{V}_{\mathrm{IH}}$ | 2.2 | $\mathrm{~V}_{\mathrm{Cc}}+0.5$ |  |
| Low level input voltage | $\mathrm{V}_{\mathrm{IL}}$ | $-0.3^{\text {Note }}$ | +0.5 | V |
| Operating ambient temperature | $\mathrm{T}_{\mathrm{A}}$ | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

Note -3.0 V (MIN.) (Pulse width 30 ns )

DC Characteristics (Recommended operating conditions unless otherwise noted) (1/2)

| Parameter | Symbol | Test Conditions |  | $\mu$ PD431000A-L |  |  | $\mu$ PD431000A-LL |  |  | $\mu \mathrm{PD} 431000 \mathrm{~A}-\mathrm{A}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |  |
| Input leakage current | ILI | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ to Vcc |  | -1.0 |  | +1.0 | -1.0 |  | +1.0 | -1.0 |  | +1.0 | $\mu \mathrm{A}$ |
| I/O leakage current | ILo | $\begin{aligned} & \mathrm{V}_{\mathrm{IO}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}, \\ & \overline{\mathrm{CE} 1}=\mathrm{V}_{\mathrm{H}} \text { or } \mathrm{CE}=\mathrm{V}_{\mathrm{IL}} \text { or } \\ & \overline{\mathrm{WE}}=\mathrm{V}_{\mathrm{IL}} \text { or } \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ |  | -1.0 |  | +1.0 | -1.0 |  | +1.0 | -1.0 |  | +1.0 | $\mu \mathrm{A}$ |
| Operating supply current | Iccal | $\overline{\mathrm{CE}} 1=\mathrm{V}_{\mathrm{IL}}, \mathrm{CE} 2=\mathrm{V}_{\mathrm{H}}$ <br> Minimum cycle time $\mathrm{I}_{1} \mathrm{o}=0 \mathrm{~mA}$ |  |  | 40 | 70 |  | 40 | 70 |  | 40 | 70 | mA |
|  |  |  | $\mathrm{Vcc} \leq 3.6 \mathrm{~V}$ |  |  | - |  |  | - |  |  | 35 |  |
|  | Iccal | $\begin{aligned} & \overline{\mathrm{CE} 1}=\mathrm{V} \mathrm{IL}, \mathrm{CE} 2=\mathrm{V}_{\mathrm{H}}, \\ & \mathrm{I} / \mathrm{o}=0 \mathrm{~mA} \end{aligned}$ |  |  |  | 15 |  |  | 15 |  |  | 15 |  |
|  |  |  | $\mathrm{Vcc} \leq 3.6 \mathrm{~V}$ |  |  | - |  |  | - |  |  | 8 |  |
|  | Iccas |  |  |  |  | 10 |  |  | 10 |  |  | 10 |  |
|  |  |  | $\mathrm{Vcc} \leq 3.6 \mathrm{~V}$ |  |  | - |  |  | - |  |  | 8 |  |
| Standby supply current | ISB | $\overline{\mathrm{CE}} 1 \mathrm{~V}_{\text {IH }}$ or CE2 $=\mathrm{V}_{\text {IL }}$ |  |  |  | 3 |  |  | 3 |  |  | 3 | mA |
|  |  |  | $\mathrm{Vcc} \leq 3.6 \mathrm{~V}$ |  |  | - |  |  | - |  |  | 2 |  |
|  | ISB1 | $\begin{aligned} & \overline{\mathrm{CE} 1} \geq \mathrm{V}_{\mathrm{cc}}-0.2 \mathrm{~V}, \\ & \mathrm{CE} 2 \geq \mathrm{V}_{\mathrm{cc}}-0.2 \mathrm{~V} \end{aligned}$ |  |  | 2 | 100 |  | 1 | 20 |  | 1 | 20 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{Vcc} \leq 3.6 \mathrm{~V}$ |  |  | - |  |  | - |  | 0.5 | 13 |  |
|  | Isb2 | $\mathrm{CE} 2 \leq 0.2 \mathrm{~V}$ |  |  | 2 | 100 |  | 1 | 20 |  | 1 | 20 |  |
|  |  |  | $\mathrm{Vcc} \leq 3.6 \mathrm{~V}$ |  | - | - |  | - | - |  | 0.5 | 13 |  |
| High level output voltage | Vон1 | $\mathrm{Io}=-1.0 \mathrm{~mA}, \mathrm{~V} \mathrm{cc} \geq 4.5 \mathrm{~V}$ |  | 2.4 |  |  | 2.4 |  |  | 2.4 |  |  | v |
|  |  | $\mathrm{IOH}=-0.5 \mathrm{~mA}$ |  | - |  |  | - |  |  | 2.4 |  |  |  |
|  | Voh2 | $\mathrm{loH}=-0.02 \mathrm{~mA}$ |  | - |  |  | - |  |  | $\begin{array}{\|l\|} \hline V_{\mathrm{cc}} \\ \hline \end{array}$ |  |  |  |
| Low level output voltage | VoL1 | $\mathrm{loL}=2.1 \mathrm{~mA}, \mathrm{~V} \mathrm{Cc} \geq 4.5 \mathrm{~V}$ |  |  |  | 0.4 |  |  | 0.4 |  |  | 0.4 | v |
|  |  | $\mathrm{loL}=1.0 \mathrm{~mA}$ |  |  |  | - |  |  | - |  |  | 0.4 |  |
|  | Vol2 | $\mathrm{loL}=0.02 \mathrm{~mA}$ |  |  |  | - |  |  | - |  |  | 0.1 |  |

Remark These DC characteristics are in common regardless of package types and access time.
$\star$ DC Characteristics (Recommended operating conditions unless otherwise noted) (2/2)

| Parameter | Symbol | Test Conditions |  | $\mu$ PD431000A-B |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | TYP. | MAX. |  |
| Input leakage current | lL | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ to Vcc |  | -1.0 |  | +1.0 | $\mu \mathrm{A}$ |
| I/O leakage current | ILo | $\begin{aligned} & \mathrm{V}_{I O}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{Cc}}, \\ & \overline{\mathrm{CE} 1}=\mathrm{V}_{\mathrm{H}} \text { or } \mathrm{CE} 2=\mathrm{V}_{\mathrm{IL}} \text { or } \\ & \overline{\mathrm{WE}}=\mathrm{V}_{\mathrm{IL}} \text { or } \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ |  | -1.0 |  | +1.0 | $\mu \mathrm{A}$ |
| Operating supply current | Iccat | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{CE} 2=\mathrm{V}_{\mathrm{H}}$ <br> Minimum cycle time $\mathrm{l} / \mathrm{o}=0 \mathrm{~mA}$ |  |  | 40 | 70 | mA |
|  |  |  | $\mathrm{Vcc} \leq 3.3 \mathrm{~V}$ |  | - | 30 |  |
|  | Iccaz | $\begin{aligned} & \overline{\mathrm{CE} 1}=\mathrm{V}_{\mathrm{IL}}, \mathrm{CE} 2=\mathrm{V}_{\mathrm{IH}}, \\ & \mathrm{IIVO}=0 \mathrm{~mA} \end{aligned}$ |  |  |  | 15 |  |
|  |  |  | $\mathrm{Vcc} \leq 3.3 \mathrm{~V}$ |  |  | 7 |  |
|  | Iccas | $\begin{aligned} & \overline{\mathrm{CE} 1} \leq 0.2 \mathrm{~V}, \mathrm{CE} 2 \geq \mathrm{Vcc}-0.2 \mathrm{~V}, \\ & \mathrm{Cycle}=1 \mathrm{MHz}, \mathrm{l/o}=0 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{LL}} \leq 0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{H}} \geq \mathrm{V} \mathrm{Vc}-0.2 \mathrm{~V} \end{aligned}$ |  |  |  | 10 |  |
|  |  |  | $\mathrm{Vcc} \leq 3.3 \mathrm{~V}$ |  |  | 7 |  |
| Standby supply current | IsB | $\overline{\mathrm{CE} 1}=\mathrm{V}_{\mathrm{IH}}$ or CE2 $=\mathrm{V}_{\text {IL }}$ |  |  |  | 3 | mA |
|  |  |  | $\mathrm{Vcc} \leq 3.3 \mathrm{~V}$ |  |  | 2 |  |
|  | IsB1 | $\begin{aligned} & \overline{\mathrm{CE} 1} \geq \mathrm{V} \mathrm{Cc}-0.2 \mathrm{~V}, \\ & \mathrm{CE} 2 \geq \mathrm{V} c \mathrm{c}-0.2 \mathrm{~V} \end{aligned}$ |  |  | 1 | 20 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{Vcc} \leq 3.3 \mathrm{~V}$ |  | 0.5 | 11 |  |
|  | IsB2 | $\mathrm{CE} 2 \leq 0.2 \mathrm{~V}$ |  |  | 1 | 20 |  |
|  |  |  | $\mathrm{Vcc} \leq 3.3 \mathrm{~V}$ |  | 0.5 | 11 |  |
| High level output voltage | Voh1 | $\mathrm{IoH}=-1.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{cc}} \geq 4.5 \mathrm{~V}$ |  | 2.4 |  |  | V |
|  |  | $\mathrm{IOH}=-0.5 \mathrm{~mA}$ |  | 2.4 |  |  |  |
|  | Vон2 | $\mathrm{IOH}=-0.02 \mathrm{~mA}$ |  | $\mathrm{Vcc}-0.1$ |  |  |  |
| Low level output voltage | Vol1 | $\mathrm{loL}=2.1 \mathrm{~mA}, \mathrm{Vcc} \geq 4.5 \mathrm{~V}$ |  |  |  | 0.4 | v |
|  |  | $\mathrm{loL}=1.0 \mathrm{~mA}$ |  |  |  | 0.4 |  |
|  | Vol2 | $\mathrm{loL}=0.02 \mathrm{~mA}$ |  |  |  | 0.1 |  |

Remark These DC characteristics are in common regardless of package types and access time.

## Capacitance $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\right)$

| Parameter | Symbol | Test conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Input capacitance | $\mathrm{C}_{1 \mathrm{~N}}$ | $\mathrm{~V}_{1 \mathrm{~N}}=0 \mathrm{~V}$ |  |  | 6 | pF |
| Input/Output capacitance | $\mathrm{C}_{1 / 0}$ | $\mathrm{~V}_{10}=0 \mathrm{~V}$ |  |  | 10 | pF |

Remarks 1. Vin: Input voltage
2. These parameters are periodically sampled and not $100 \%$ tested.

## AC Characteristics (Recommended operating conditions unless otherwise noted)

## AC Test Conditions

Input waveform (Rise/fall time $\leq 5 \mathrm{~ns}$ )
Input pulse levels
0.8 V to $2.2 \mathrm{~V}: \mu \mathrm{PD} 431000 \mathrm{~A}-\mathrm{L}, 431000 \mathrm{~A}-\mathrm{LL}$
0.5 V to $2.2 \mathrm{~V}: \mu \mathrm{PD} 431000 \mathrm{~A}-\mathrm{A}, 431000 \mathrm{~A}-\mathrm{B}$


## Output waveform



## Output load

AC characteristics should be measured with the following output load conditions.

| Part number | Output load conditions |  |
| :---: | :---: | :---: |
|  | $\mathrm{t}_{\text {AA, }}$ tcoi, tcoz , toe, toh | tız1, tız2, tolz, thz1, thz2, tohz, twhz, tow |
| $\mu$ PD431000A-A10, 431000A-A12 $\mu$ PD431000A-B10, 431000A-B12 | $1 \mathrm{TTL}+50 \mathrm{pF}$ | $1 \mathrm{TTL}+5 \mathrm{pF}$ |
| $\mu \mathrm{PD} 431000 \mathrm{~A}-\mathrm{B} 15$ | $1 \mathrm{TTL}+100 \mathrm{pF}$ | $1 \mathrm{TTL}+5 \mathrm{pF}$ |
| $\mu$ PD $431000 \mathrm{~A}-\mathrm{L}, 431000 \mathrm{~A}-\mathrm{LL}$ | See Figure 1 | See Figure 2 |

Figure 1


Figure 2


Remark CL includes capacitances of the probe and jig, and stray capacitances.

Read Cycle (1/2)

| Parameter | Symbol | $\mathrm{V}_{\mathrm{cc}} \geq 4.5 \mathrm{~V}$ |  |  |  | $\mathrm{Vcc} \geq 3.0 \mathrm{~V}$ |  |  |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mu$ PD431000A-70 <br> $\mu$ PD431000A-A <br> $\mu$ PD431000A-B |  | $\mu$ PD431000A-85 |  | $\mu \mathrm{PD} 431000 \mathrm{~A}-\mathrm{A} 10$ |  | $\mu \mathrm{PD} 431000 \mathrm{~A}-\mathrm{A} 12$ |  |  |  |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX | MIN. | MAX. |  |  |
| Read cycle time | trc | 70 |  | 85 |  | 100 |  | 120 |  | ns |  |
| Address access time | $t_{\text {AA }}$ |  | 70 |  | 85 |  | 100 |  | 120 | ns | Note |
| $\overline{\mathrm{CE1}}$ access time | tcos |  | 70 |  | 85 |  | 100 |  | 120 | ns |  |
| CE2 access time | tco2 |  | 70 |  | 85 |  | 100 |  | 120 | ns |  |
| $\overline{\mathrm{OE}}$ to output valid | toe |  | 35 |  | 45 |  | 50 |  | 60 | ns |  |
| Output hold from address change | tor | 10 |  | 10 |  | 10 |  | 10 |  | ns |  |
| $\overline{\mathrm{CE} 1}$ to output in low impedance | tız1 | 10 |  | 10 |  | 10 |  | 10 |  | ns |  |
| CE2 to output in low impedance | tız2 | 10 |  | 10 |  | 10 |  | 10 |  | ns |  |
| $\overline{\mathrm{OE}}$ to output in low impedance | tolz | 5 |  | 5 |  | 5 |  | 5 |  | ns |  |
| $\overline{\mathrm{CE} 1}$ to output in high impedance | thz1 |  | 25 |  | 30 |  | 35 |  | 40 | ns |  |
| CE2 to output in high impedance | thzz |  | 25 |  | 30 |  | 35 |  | 40 | ns |  |
| $\overline{\mathrm{OE}}$ to output in high impedance | tohz |  | 25 |  | 30 |  | 35 |  | 40 | ns |  |

Note See the output load.
Remark These AC characteristics are in common regardless of package types and L, LL versions.

## $\star$ Read Cycle (2/2)

| Parameter | Symbol | $\mathrm{V} \mathrm{cc} \geq 2.7 \mathrm{~V}$ |  |  |  |  |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mu$ PD431000A-B10 |  | $\mu \mathrm{PD} 431000 \mathrm{~A}-\mathrm{B} 12$ |  | $\mu$ PD431000A-B15 |  |  |  |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |  |
| Read cycle time | trc | 100 |  | 120 |  | 150 |  | ns |  |
| Address access time | $t_{\text {AA }}$ |  | 100 |  | 120 |  | 150 | ns | Note |
| $\overline{\mathrm{CE} 1}$ access time | tcos |  | 100 |  | 120 |  | 150 | ns |  |
| CE2 access time | tco2 |  | 100 |  | 120 |  | 150 | ns |  |
| $\overline{\mathrm{OE}}$ to output valid | toe |  | 50 |  | 60 |  | 70 | ns |  |
| Output hold from address change | toн | 10 |  | 10 |  | 10 |  | ns |  |
| $\overline{\mathrm{CE} 1}$ to output in low impedance | tız1 | 10 |  | 10 |  | 10 |  | ns |  |
| CE2 to output in low impedance | tız2 | 10 |  | 10 |  | 10 |  | ns |  |
| $\overline{\mathrm{OE}}$ to output in low impedance | tolz | 5 |  | 5 |  | 5 |  | ns |  |
| $\overline{\mathrm{CE}}$ 1 to output in high impedance | thz1 |  | 35 |  | 40 |  | 50 | ns |  |
| CE2 to output in high impedance | thzz |  | 35 |  | 40 |  | 50 | ns |  |
| $\overline{\mathrm{OE}}$ to output in high impedance | tohz |  | 35 |  | 40 |  | 50 | ns |  |

Note See the output load.

Remark These AC characteristics are in common regardless of package types and L, LL versions.

## Read Cycle Timing Chart



Remark In read cycle, $\overline{\mathrm{WE}}$ should be fixed to high level.

Write Cycle (1/2)

| Parameter | Symbol | $\mathrm{Vcc} \geq 4.5 \mathrm{~V}$ |  |  |  | $\mathrm{Vcc} \geq 3.0 \mathrm{~V}$ |  |  |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mu$ PD431000A-70 <br> $\mu$ PD431000A-A <br> $\mu$ PD $431000 \mathrm{~A}-\mathrm{B}$ |  | $\mu$ PD431000A-85 |  | $\mu \mathrm{PD} 431000 \mathrm{~A}-\mathrm{A} 10$ |  | $\mu$ PD431000A-A12 |  |  |  |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |  |
| Write cycle time | twc | 70 |  | 85 |  | 100 |  | 120 |  | ns |  |
| $\overline{\mathrm{CE}} 1$ to end of write | tcw1 | 55 |  | 70 |  | 80 |  | 100 |  | ns |  |
| CE2 to end of write | tcw2 | 55 |  | 70 |  | 80 |  | 100 |  | ns |  |
| Address valid to end of write | taw | 55 |  | 70 |  | 80 |  | 100 |  | ns |  |
| Address setup time | $t_{\text {AS }}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |  |
| Write pulse width | twp | 50 |  | 60 |  | 60 |  | 85 |  | ns |  |
| Write recovery time | twr | 5 |  | 5 |  | 0 |  | 0 |  | ns |  |
| Data valid to end of write | tow | 35 |  | 35 |  | 60 |  | 60 |  | ns |  |
| Data hold time | toh | 0 |  | 0 |  | 0 |  | 0 |  | ns |  |
| $\overline{\text { WE }}$ to output in high impedance | twhz |  | 25 |  | 30 |  | 35 |  | 40 | ns | Note |
| Output active from end of write | tow | 5 |  | 5 |  | 5 |  | 5 |  | ns |  |

Note See the output load.

Remark These AC characteristics are in common regardless of package types and L, LL versions.

## $\star$ Write Cycle (2/2)

| Parameter | Symbol | $\mathrm{Vcc} \geq 2.7 \mathrm{~V}$ |  |  |  |  |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mu$ PD431000A-B10 |  | $\mu \mathrm{PD} 431000 \mathrm{~A}-\mathrm{B} 12$ |  | $\mu \mathrm{PD} 431000 \mathrm{~A}-\mathrm{B} 15$ |  |  |  |
|  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |  |
| Write cycle time | twc | 100 |  | 120 |  | 150 |  | ns |  |
| $\overline{\mathrm{CE}}$ to end of write | tcw1 | 80 |  | 100 |  | 120 |  | ns |  |
| CE2 to end of write | tcw2 | 80 |  | 100 |  | 120 |  | ns |  |
| Address valid to end of write | taw | 80 |  | 100 |  | 120 |  | ns |  |
| Address setup time | tas | 0 |  | 0 |  | 0 |  | ns |  |
| Write pulse width | twp | 60 |  | 85 |  | 100 |  | ns |  |
| Write recovery time | twr | 0 |  | 0 |  | 0 |  | ns |  |
| Data valid to end of write | tow | 60 |  | 60 |  | 80 |  | ns |  |
| Data hold time | toh | 0 |  | 0 |  | 0 |  | ns |  |
| $\overline{\text { WE }}$ to output in high impedance | twhz |  | 35 |  | 40 |  | 50 | ns | Note |
| Output active from end of write | tow | 5 |  | 5 |  | 5 |  | ns |  |

Note See the output load.

Remark These AC characteristics are in common regardless of package types and L, LL versions.

## Write Cycle Timing Chart 1 ( $\overline{\mathrm{WE}}$ Controlled)



Cautions 1. During address transition, at least one of pins $\overline{C E 1}, C E 2, \overline{W E}$ should be inactivated.
2. When $I / O$ pins are in the output state, do not apply to the $I / O$ pins signals that are opposite in phase with output signals.

Remarks 1. Write operation is done during the overlap time of a low level $\overline{\mathrm{CE}} 1, \overline{\mathrm{WE}}$, and a high level CE2.
2. If $\overline{\mathrm{CE} 1}$ changes to low level at the same time or after the change of $\overline{\mathrm{WE}}$ to low level, or if CE2 changes to high level at the same time or after the change of $\overline{\mathrm{WE}}$ to low level, the I/O pins will remain high impedance state.
3. When $\overline{W E}$ is at low level, the I/O pins are always high impedance. When $\overline{W E}$ is at high level, read operation is executed. Therefore $\overline{\mathrm{OE}}$ should be at high level to make the I/O pins high impedance.

Write Cycle Timing Chart 2 ( $\overline{\mathrm{CE} 1}$ Controlled)


Cautions 1. During address transition, at least one of pins $\overline{C E 1}, C E 2, \overline{W E}$ should be inactivated.
2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.

Remark Write operation is done during the overlap time of a low level $\overline{\mathrm{CE}}, \overline{\mathrm{WE}}$, and a high level CE2.

## Write Cycle Timing Chart 3 (CE2 Controlled)



Cautions 1. During address transition, at least one of pins $\overline{\mathrm{CE}}, \mathrm{CE} 2, \overline{\mathrm{WE}}$ should be inactivated.
2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.

Remark Write operation is done during the overlap time of a low level $\overline{\mathrm{CE}}, \overline{\mathrm{WE}}$, and a high level CE2.

## Low Vcc Data Retention Characteristics

L Version ( $\mu$ PD431000A-L: $\mathrm{T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Test conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data retention supply voltage | VCCDR1 | $\overline{\mathrm{CE} 1} \geq \mathrm{V}$ cc $-0.2 \mathrm{~V}, \mathrm{CE} 2 \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ | 2.0 |  | 5.5 | V |
|  | VCCDR2 | $\mathrm{CE} 2 \leq 0.2 \mathrm{~V}$ | 2.0 |  | 5.5 |  |
| Data retention supply current | ICCDR1 | $\begin{aligned} & \mathrm{V} \mathrm{cc}=3.0 \mathrm{~V}, \overline{\mathrm{CE} 1} \geq \mathrm{V} \mathrm{Cc}-0.2 \mathrm{~V}, \\ & \mathrm{CE} 2 \geq \mathrm{Vcc}-0.2 \mathrm{~V} \text { or } \mathrm{CE} 2 \leq 0.2 \mathrm{~V} \end{aligned}$ |  | 1 | $50^{\text {Note }}$ | $\mu \mathrm{A}$ |
|  | ICCDR2 | $\mathrm{Vcc}=3.0 \mathrm{~V}, \mathrm{CE} 2 \leq 0.2 \mathrm{~V}$ |  | 1 | $50^{\text {Note }}$ |  |
| Chip deselection to data retention mode | tcor |  | 0 |  |  | ns |
| Operation recovery time | tR |  | 5 |  |  | ms |

Note $15 \mu \mathrm{~A}\left(\mathrm{~T}_{\mathrm{A}} \leq 40^{\circ} \mathrm{C}\right)$
LL Version, A Version, and B Version ( $\mu$ PD431000A-LL, 431000A-A, 431000A-B: $\mathrm{T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Test conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data retention supply voltage | Vccor1 | $\overline{\mathrm{CE}} 1 \geq \mathrm{Vcc}-0.2 \mathrm{~V}, \mathrm{CE} 2 \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ | 2.0 |  | 5.5 | V |
|  | VCCDR2 | CE2 $\leq 0.2 \mathrm{~V}$ | 2.0 |  | 5.5 |  |
| Data retention supply current | ICCDR1 | $\begin{aligned} & \mathrm{V} c \mathrm{cc}=3.0 \mathrm{~V}, \overline{\mathrm{CE} 1} \geq \mathrm{V} c \mathrm{c}-0.2 \mathrm{~V}, \\ & \mathrm{CE} 2 \geq \mathrm{V} c \mathrm{c}-0.2 \mathrm{~V} \text { or } \mathrm{CE} 2 \leq 0.2 \mathrm{~V} \end{aligned}$ |  | 0.5 | $10^{\text {Note }}$ | $\mu \mathrm{A}$ |
|  | ICCDR2 | $\mathrm{Vcc}=3.0 \mathrm{~V}, \mathrm{CE} 2 \leq 0.2 \mathrm{~V}$ |  | 0.5 | $10^{\text {Note }}$ |  |
| Chip deselection to data retention mode | tcdr |  | 0 |  |  | ns |
| Operation recovery time | tR |  | 5 |  |  | ms |

Note $3 \mu \mathrm{~A}\left(\mathrm{~T}_{\mathrm{A}} \leq 40^{\circ} \mathrm{C}\right)$

## Data Retention Timing Chart

(1) $\overline{\mathrm{CE}}$ Controlled


Note A version: 3.0 V, B version: 2.7 V

Remark On the data retention mode by controlling $\overline{C E 1}$, the input level of CE2 must be CE2 $\geq \mathrm{Vcc}-0.2$ V or CE2 $\leq 0.2 \mathrm{~V}$. The other pins (Address, I/O, $\overline{\mathrm{WE}}, \overline{\mathrm{OE}}$ ) can be in high impedance state.

## (2) CE2 Controlled



Note A version: 3.0 V, B version: 2.7 V

Remark The other pins ( $\overline{\mathrm{CE}}$, Address, $\mathrm{I} / \mathrm{O}, \overline{\mathrm{WE}}, \overline{\mathrm{OE}})$ can be in high impedance state.

## Package Drawings

## 32PIN PLASTIC DIP (600 mil)



NOTES

1) Each lead centerline is located within 0.25 mm ( 0.01 inch ) of its true position (T.P.) at maximum material condition.
2) Item "K" to center of leads when formed parallel.

| ITEM | MILLIMETERS | INCHES |
| :---: | :--- | :--- |
| A | 40.64 MAX. | 1.600 MAX. |
| B | 1.27 MAX. | 0.050 MAX. |
| C | 2.54 (T.P.) | 0.100 (T.P.) |
| D | $0.50 \pm 0.10$ | $0.020_{-0.004}^{+0.004}$ |
| F | 1.1 MIN. | 0.043 MIN. |
| G | $3.2 \pm 0.3$ | $0.126 \pm 0.012$ |
| H | 0.51 MIN. | 0.020 MIN. |
| I | 4.31 MAX. | 0.170 MAX. |
| J | 5.08 MAX. | 0.200 MAX. |
| K | 15.24 (T.P.) | 0.600 (T.P.) |
| L | 13.2 | 0.520 |
| M | $0.25_{-0}^{+0.05}$ | $0.010_{-0.003}^{+0.004}$ |
| N | 0.25 | 0.01 |
| P | 0.9 MIN. | $0.035 \mathrm{MIN}$. |
| R | $0 \sim 15^{\circ}$ | $0 \sim 15^{\circ}$ |
|  |  | P32C-100-600A-1 |

## 32 PIN PLASTIC SOP (525 mil)


detail of lead end


## NOTE

Each lead centerline is located within 0.12 mm ( 0.005 inch ) of its true position (T.P.) at maximum material condition.

| ITEM |  | MILLIMETERS |
| :--- | :--- | :--- |
| A | 20.61 MAX. | INCHES |
| B | 0.78 MAX. | 0.812 MAX. |
| C | 1.27 (T.P.) | 0.051 MAX. |
| D | $0.40_{-0.05}^{+0.10}$ | $0.016_{-0.003}^{+0.004}$ |
| E | $0.15 \pm 0.05$ | 0.006 |
| F | 2.95 MAX. | 0.117 MAX. |
| G | 2.7 | 0.106 |
| H | $14.1 \pm 0.3$ | $0.555 \pm 0.012$ |
| I | 11.3 | 0.445 |
| J | $1.4 \pm 0.2$ | $0.055 \pm 0.008$ |
| K | $0.20_{-0.05}^{+0.10}$ | $0.008_{-0.000}^{+0.004}$ |
| L | $0.8 \pm 0.2$ | $0.031_{-0.008}^{+0.099}$ |
| M | 0.12 | 0.005 |
| N | 0.10 | 0.004 |

Notice of change in 32-pin plastic TSOP (I) ( $8 \times 20 \mathrm{~mm}$ ) standoff height
We are changing the 32 -pin plastic TSOP (I) $(8 \times 20 \mathrm{~mm})$ standoff height $0.05 \pm 0.05 \mathrm{~mm}$ (low standoff height) to $0.1 \pm 0.05 \mathrm{~mm}$ (high standoff height). Each lot version is identified by the fifth character of the lot number.

## Difference between high standoff height and low standoff height

## Detail of lead end

Normal bent
Ligh standoff height: $Q=0.1 \pm 0.05 \mathrm{~mm}$
Low standoff height: $Q=0.05 \pm 0.05 \mathrm{~mm}$

## Identification of each lot version

Each lot version is identified by the fifth character of the lot number.

| Fifth character of the lot number | Lot version | Standoff height |
| :---: | :---: | :---: |
| R | R version | $0.1 \pm 0.05 \mathrm{~mm}$ (High standoff height) |
| H | H version | $0.05 \pm 0.05 \mathrm{~mm}$ (Low standoff height) |

## Marking Example



## High standoff height

## 32 PIN PLASTIC TSOP (I) (8×20)



## NOTES

1. Controlling dimension - Millimeter.
2. Each lead centerline is located within 0.10 mm ( 0.004 inch ) of its true position (T.P.) at maximum material condition.
3. "A" excludes mold flash. (Includes mold flash : 8.3 mm MAX. <0.327 inch MAX.>)
detail of lead end


| ITEM | MILLIMETERS | INCHES |
| :---: | :---: | :---: |
| A | $8.0 \pm 0.1$ | $0.315 \pm 0.004$ |
| B | 0.45 MAX . | 0.018 MAX. |
| C | 0.5 (T.P.) | 0.020 (T.P.) |
| D | $0.22 \pm 0.05$ | $0.009+0.002$ |
| E | $0.1 \pm 0.05$ | $0.004 \pm 0.002$ |
| F | 1.2 MAX. | 0.048 MAX. |
| G | $0.97 \pm 0.08$ | $0.038_{-0.003}^{+0.004}$ |
| I | $18.4 \pm 0.1$ | $0.724_{-0.005}^{+0.005}$ |
| J | $0.8 \pm 0.2$ | $0.031+0.009$ |
| K | $0.145 \pm 0.05$ | $0.006_{-0.003}^{+0.002}$ |
| L | 0.5 | 0.020 |
| M | 0.10 | 0.004 |
| N | 0.10 | 0.004 |
| P | $20.0 \pm 0.2$ | $0.787_{-0.008}^{+0.009}$ |
| Q | $3{ }^{\circ}+5^{\circ}{ }^{\circ}$ | $3^{\circ}{ }_{-3} 5^{\circ}$ |
| R | 0.25 | 0.010 |
| S | $0.60 \pm 0.15$ | $0.024_{-0.007}^{+0.006}$ |
|  |  | S32GZ-50-KJH |

## High standoff height

## 32 PIN PLASTIC TSOP (I) (8×20)



## NOTES

1. Controlling dimension - Millimeter.
2. Each lead centerline is located within 0.10 mm ( 0.004 inch ) of its true position (T.P.) at maximum material condition.
3. "A" excludes mold flash. (Includes mold flash : 8.3 mm MAX. <0.327 inch MAX.>).

| ITEM | MILLIMETERS | INCHES |
| :---: | :---: | :---: |
| A | $8.0 \pm 0.1$ | $0.315 \pm 0.004$ |
| B | 0.45 MAX. | 0.018 MAX. |
| C | 0.5 (T.P.) | 0.020 (T.P.) |
| D | $0.22 \pm 0.05$ | $0.009_{-0.003}^{+0.002}$ |
| E | $0.1 \pm 0.05$ | $0.004 \pm 0.002$ |
| F | 1.2 MAX. | 0.048 MAX. |
| G | $0.97 \pm 0.08$ | $0.038{ }_{-0.003}^{+0.004}$ |
| 1 | $18.4 \pm 0.1$ | $0.724_{-0.004}^{+0.005}$ |
| J | $0.8 \pm 0.2$ | $0.031{ }_{-0.008}^{+0.009}$ |
| K | $0.145 \pm 0.05$ | $0.006_{-0.003}^{+0.002}$ |
| L | 0.5 | 0.020 |
| M | 0.10 | 0.004 |
| N | 0.10 | 0.004 |
| P | $20.0 \pm 0.2$ | $0.787_{-0.008}^{+0.009}$ |
| Q | $3^{\circ}+{ }_{-3}{ }^{\circ}$ | $3^{\circ}+{ }_{-3^{\circ}}{ }^{\circ}$ |
| R | 0.25 | 0.010 |
| S | $0.60 \pm 0.15$ | $0.024_{-0.007}^{+0.006}$ |
|  |  | S32GZ-50-KKH |

## Low standoff height

## 32 PIN PLASTIC TSOP (I) (8×20)



NOTES
(1) Each lead centerline is located within 0.08 mm ( 0.003 inch ) of its true position (T.P.) at maximum material condition.
(2) "A" excludes mold flash. (Includes mold flash : 8.3 mm MAX. <0.327 inch MAX.>)
detail of lead end


| ITEM | MILLIMETERS | INCHES |
| :---: | :--- | :--- |
| A | $8.0 \pm 0.1$ | $0.315 \pm 0.004$ |
| B | 0.45 MAX. | 0.018 MAX. |
| C | 0.5 (T.P.) | 0.020 (T.P.) |
| D | $0.20 \pm 0.10$ | $0.008 \pm 0.004$ |
| G | 1.02 MAX. | 0.041 MAX. |
| H | $19.0 \pm 0.2$ | $0.748 \pm 0.008$ |
| I | $18.4 \pm 0.2$ | $0.724_{-0.008}^{+0.009}$ |
| J | $0.8 \pm 0.2$ | $0.031_{-0.008}^{+0.009}$ |
| K | $0.125_{-0.05}^{+0.10}$ | $0.005_{-0.002}^{+0.004}$ |
| L | $0.5 \pm 0.1$ | $0.020_{-0.005}^{+0.004}$ |
| M | 0.08 | 0.003 |
| N | 0.10 | 0.004 |
| P | $20.0 \pm 0.2$ | $0.787_{-0.008}^{+0.009}$ |
| Q | $0.05 \pm 0.05$ | $0.002 \pm 0.002$ |
| R | $5^{\circ} \pm 5^{\circ}$ | $5^{\circ} \pm 5^{\circ}$ |
| S | 1.1 MAX. | 0.044 MAX. |
|  |  | S32GZ-50-KJH-3 |

## Low standoff height

## 32 PIN PLASTIC TSOP (I) (8×20)


detail of lead end


| ITEM | MILLIMETERS | INCHES |
| :---: | :--- | :--- |
| A | $8.0 \pm 0.1$ | $0.315 \pm 0.004$ |
| B | 0.45 MAX. | 0.018 MAX. |
| C | 0.5 (T.P.) | 0.020 (T.P.) |
| D | $0.20 \pm 0.10$ | $0.008 \pm 0.004$ |
| G | 1.02 MAX. | 0.041 MAX. |
| H | $19.0 \pm 0.2$ | $0.748 \pm 0.008$ |
| I | $18.4 \pm 0.2$ | $0.724_{-0.008}^{+0.009}$ |
| J | $0.8 \pm 0.2$ | $0.031_{-0.008}^{+0.009}$ |
| K | $0.125_{-0.05}^{+0.10}$ | $0.005_{-0.002}^{+0.004}$ |
| L | $0.5 \pm 0.1$ | $0.020_{-0.004}^{+0.004}$ |
| M | 0.08 | 0.003 |
| N | 0.10 | 0.004 |
| P | $20.0 \pm 0.2$ | $0.787_{-0.008}^{+0.009}$ |
| Q | $0.05 \pm 0.05$ | $0.002 \pm 0.002$ |
| R | $5^{\circ} \pm 5^{\circ}$ | $5^{\circ} \pm 5^{\circ}$ |
| S | 1.1 MAX. | 0.044 MAX. |
|  |  | S32GZ-50-KKH-3 |

## 32PIN PLASTIC TSOP ( I ) (8x13.4)



NOTE
(1) Each lead centerline is located within 0.08 mm ( 0.003 inch) of its true position (T.P.) at maximum material condition.
(2) "A" excludes mold flash. (Includes mold flash : 8.3 mm MAX. <0.331 inch MAX.>)

| ITEM | MILLIMETERS | INCHES |
| :---: | :---: | :---: |
| A | $8.0 \pm 0.1$ | $0.315 \pm 0.004$ |
| B | 0.45 MAX. | 0.018 MAX. |
| C | 0.5 (T.P.) | 0.02 (T.P.) |
| D | $0.22 \pm 0.05$ | $0.009_{-0.003}^{+0.002}$ |
| G | $1.0 \pm 0.05$ | $0.039+0.003$ |
| H | $12.4 \pm 0.2$ | $0.488 \pm 0.008$ |
| I | $11.8 \pm 0.1$ | $0.465{ }_{-0.005}^{+0.004}$ |
| J | $0.8 \pm 0.2$ | $0.031_{-0.009}^{+0.009}$ |
| K | $0.145_{-0.015}^{+0.025}$ | $0.006 \pm 0.001$ |
| L | 0.5 | 0.020 |
| M | 0.08 | 0.003 |
| N | 0.08 | 0.003 |
| P | $13.4 \pm 0.2$ | $0.528{ }_{-0.009}^{+0.008}$ |
| Q | $0.1 \pm 0.05$ | $0.004 \pm 0.002$ |
| R | $3^{\circ}+{ }_{-3}{ }^{\circ}$ | $3^{\circ}+5^{\circ}{ }^{\circ}$ |
| S | 1.2 MAX. | 0.048 MAX. |
| T | 0.25 | 0.01 |
| U | $0.16 \pm 0.15$ | $0.006_{-0.006}^{+0.007}$ |
|  |  | P32GU-50-9J |

## 32PIN PLASTIC TSOP ( I ) (8x13.4)


detail of lead end

NOTE
(1) Each lead centerline is located within 0.08 mm ( 0.003 inch ) of its true position (T.P.) at maximum material condition.
(2) "A" excludes mold flash. (Includes mold flash : 8.3 mm MAX. <0.331 inch MAX.>)

| ITEM | MILLIMETERS | INCHES |
| :---: | :---: | :---: |
| A | $8.0 \pm 0.1$ | $0.315 \pm 0.004$ |
| B | 0.45 MAX. | 0.018 MAX. |
| C | 0.5 (T.P.) | 0.02 (T.P.) |
| D | $0.22 \pm 0.05$ | $0.009_{-0.003}^{+0.002}$ |
| G | $1.0 \pm 0.05$ | $0.039+0.003$ |
| H | $12.4 \pm 0.2$ | $0.488 \pm 0.008$ |
| I | $11.8 \pm 0.1$ | $0.465{ }_{-0.005}^{+0.004}$ |
| J | $0.8 \pm 0.2$ | $0.031_{-0.008}^{+0.009}$ |
| K | $0.145_{-0.015}^{+0.025}$ | $0.006 \pm 0.001$ |
| L | 0.5 | 0.020 |
| M | 0.08 | 0.003 |
| N | 0.08 | 0.003 |
| P | $13.4 \pm 0.2$ | $0.528_{-0.009}^{+0.008}$ |
| Q | $0.1 \pm 0.05$ | $0.004 \pm 0.002$ |
| R | $3^{\circ}+{ }_{-3}{ }^{\circ}$ | $3^{\circ}+5^{\circ}{ }^{\circ}$ |
| S | 1.2 MAX. | 0.048 MAX. |
| T | 0.25 | 0.01 |
| U | $0.16 \pm 0.15$ | $0.006_{-0.006}^{+0.007}$ |
|  |  | P32GU-50-9K |

## Recommended Soldering Conditions

The following conditions must be met when soldering conditions of the $\mu$ PD431000A.
For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).

Please consult with our sales offices in case other soldering process is used, or in case soldering is done under different conditions.

## Types of Surface Mount Device

```
\muPD431000AGW : 32-pin Plastic SOP (525 mil)
```

$\mu$ PD431000AGZ-KJH : 32-pin Plastic TSOP(I) ( $8 \times 20 \mathrm{~mm}$ ) (Normal bent)
$\mu$ PD431000AGZ-KKH: 32-pin Plastic TSOP(I) $(8 \times 20 \mathrm{~mm})$ (Reverse bent)
$\mu$ PD431000AGU-9JH : 32-pin Plastic TSOP(I) $(8 \times 13.4 \mathrm{~mm})$ (Normal bent)
$\mu$ PD431000AGU-9KH : 32-pin Plastic TSOP(I) $(8 \times 13.4 \mathrm{~mm})$ (Reverse bent)

Please consult with our sales offices

## Type of Through Hole Mount Device

$\mu$ PD431000ACZ: 32-pin Plastic DIP (600 mil)

| Soldering process | Soldering conditions |
| :--- | :--- |
| Wave soldering <br> (Only to leads) | Solder temperature: $260^{\circ} \mathrm{C}$ or below, <br> Flow time: 10 seconds or below |
| Partial heating method | Pin temperature: $300^{\circ} \mathrm{C}$ or below, <br> Time: 3 seconds or below (Per one lead) |

Caution Do not jet molten solder on the surface of package.
[MEMO]
[MEMO]
[MEMO]

## NOTES FOR CMOS DEVICES

## (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to Vdd or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.
While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
NEC devices are classified into the following three quality grades:
"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.
The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.
Anti-radioactive design is not implemented in this product.

